System Verilog

Hi,

I have noticed that Qflow does not support System Verilog. Is there a timeline when you plan to add this feature?

Thanks,
Stefano